summaryrefslogtreecommitdiffstats
path: root/src/devices/base/register.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/devices/base/register.cpp')
-rw-r--r--src/devices/base/register.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/devices/base/register.cpp b/src/devices/base/register.cpp
index dcd4c18..946f668 100644
--- a/src/devices/base/register.cpp
+++ b/src/devices/base/register.cpp
@@ -83,7 +83,7 @@ void Register::List::init()
void Register::List::setWatched(const TypeData &data, bool watched)
{
if (watched) {
- if ( _watched.tqcontains(data) ) return;
+ if ( _watched.contains(data) ) return;
_watched.append(data);
} else _watched.remove(data);
delayedChanged();
@@ -122,7 +122,7 @@ void Register::List::setPortData(uint index, const TQMap<uint, Device::PortBitDa
BitValue Register::List::value(const TypeData &data) const
{
if ( !data.address().isValid() ) {
- if ( !_specials.tqcontains(data.name()) ) return BitValue();
+ if ( !_specials.contains(data.name()) ) return BitValue();
return _specials[data.name()].current;
}
Q_ASSERT( (data.nbChars()%2)==0 );
@@ -140,7 +140,7 @@ BitValue Register::List::value(const TypeData &data) const
BitValue Register::List::oldValue(const TypeData &data) const
{
if ( !data.address().isValid() ) {
- if ( !_specials.tqcontains(data.name()) ) return BitValue();
+ if ( !_specials.contains(data.name()) ) return BitValue();
return _specials[data.name()].old;
}
Q_ASSERT( (data.nbChars()%2)==0 );