Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add logic analyzer block to control FPGA | Timothy Pearson | 2014-01-11 | 2 | -2/+139 |
* | Relayout the GUI to be more in line with expected norms | Timothy Pearson | 2014-01-10 | 1 | -1/+17 |
* | Increase DSP memory size | Timothy Pearson | 2014-01-10 | 1 | -1/+5 |
* | Move hardware design files to their correct locations | Timothy Pearson | 2014-01-09 | 3 | -0/+470 |